All
Search
Images
Videos
Shorts
Maps
News
Copilot
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
40:37
Introduction to Verilog: Modules, Number Representations & Comm
…
41.6K views
6 months ago
YouTube
ALL ABOUT VLSI
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts
…
69.8K views
Mar 9, 2025
YouTube
Explore VLSI
10:01
Verilog Basics - STRUCTURE of a Verilog Module | Starting out in Ha
…
8.3K views
May 5, 2020
YouTube
Visual Electric
16:35
Find in video from 03:11
Using Parameters in Verilog Modules
Introduction to FPGA Part 6 - Verilog Modules and Parameters | Digi-Ke
…
26K views
Dec 13, 2021
YouTube
DigiKey
14:20
Using Multiple Modules in Verilog
33.6K views
Mar 24, 2020
YouTube
Derek Johnston
14:31
What is a Verilog Module | Input & Output Explained | First RTL Cod
…
42 views
1 month ago
YouTube
Silicon Simplified
48:59
Introduction to Verilog | Basics of HDL for VLSI & Digital Design
206 views
2 months ago
YouTube
VLSI Simplified
16:13
Concept of Module in Verilog
280 views
10 months ago
YouTube
Sagar TechGate
8:11
Mastering Verilog: Modules, Ports & Data Types (Wire, Reg, Logic) | Pa
…
38 views
5 months ago
YouTube
Crack the Electronics with Rajesh
12:06
UART Transmitter Module in Verilog | Step-by-Step Code Development
…
6.8K views
6 months ago
YouTube
ALL ABOUT VLSI
34:19
Lecture 5: Introduction to Verilog
1.2K views
2 months ago
YouTube
IIT Roorkee July 2018
16:04
#6 Module and port declaration in verilog | verilog programming basi
…
26.4K views
Jun 18, 2020
YouTube
Component Byte
26:53
Universal Counter in Verilog | Mod, Even, Up Down Counter in One Mo
…
1.3K views
4 months ago
YouTube
ALL ABOUT VLSI
3:10
How to implement a Verilog ROM module for FPGA using $readmemh
3.2K views
Jan 27, 2022
YouTube
Ovisign Verilog HDL Tutorials
33:54
Verilog HDL Basics: Modules, Operators, Assign, Delays and Str
…
302 views
9 months ago
YouTube
Abhijit Pethe
39:34
Arrays and Port Rule Connections in Verilog/SystemVerilog | RTL Desig
…
27 views
1 month ago
YouTube
VLSI Simplified
39:02
Data Types and Hierarchy of Modules
13 views
4 months ago
YouTube
VLSI Simplified
33:47
Verilog From Zero to Hero | Ep5: HDLBits Modules Explained & Sol
…
71 views
5 months ago
YouTube
Ahmed Tawfik
21:05
Basic Constructs in Verilog HDL
233 views
10 months ago
YouTube
VLSI Simplified
22:38
How to Implement RAM in Verilog | Design + Simulation | Project 1: Ze
…
1.9K views
10 months ago
YouTube
Code2Chip
2:53
Verilog Day-9 | Parameters & Parameterization Explained | RTL
…
108 views
2 months ago
YouTube
Chip Logic Studio
2:53
Verilog Day-9 | Parameters & Parameterization Explained | RTL
…
258 views
2 months ago
YouTube
Chip Logic Studio
21:34
Day 56 System Verilog Interface, Clocking Block, Modport Explaine
…
1.1K views
3 months ago
YouTube
Explore VLSI
15:41
SystemVerilog Interface Part 1 - System Verilog Tutorial
1K views
10 months ago
YouTube
AsicGuru Ventures - VLSI Training
31:28
Find in video from 08:32
Syntax and Module Structure
VERILOG LANGUAGE FEATURES (PART 1)
138K views
Aug 22, 2017
YouTube
Hardware Modeling Using Verilog
38:40
Serial Peripheral Interface || SPI PROTOCOL || explanation with Ve
…
45.9K views
May 21, 2021
YouTube
Component Byte
48:27
Hardware Modeling: Introduction to Verilog-II
19K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
3:25
Find in video from 00:16
Using Half Adders as Single Modules
FPGA Programming with Verilog: Module Instantiation
3K views
Nov 29, 2021
YouTube
drselim
6:32
Find in video from 01:03
Concept of Modules
Lec-5 | Concept of Modules in Verilog with example in Xilinx | Ve
…
1.7K views
Jun 16, 2018
YouTube
Udta Engineer
22:02
How to instantiate a Verilog Module, part 1
5.4K views
Jun 19, 2021
YouTube
Digital Logic Design
See more videos
More like this
Feedback