Tutorial 1 - High-Level Synthesis with Vivado HLS

Xilinx HLS #2: FPGA FIR Filter Design in C in 30 minutes (Vivado High Level Synthesis)

Getting Started with Vitis HLS: Simple Combinational Circuit to Vivado IP Tutorial